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A. Baric, P. Ayras, M. Karilahti, H. Lipsanen, and M. Tromby 
Abstract- Synchrotron X-Ray Topography (SXRT) has been 
uniquely applied to nondestructively reveal and evaluate the dam- 
age throughout the depth of the wafer, caused by the deposition 
of source/gate/drain metallization and of so-called “passivation” 
dielectric layers on power Alo.22Gao.78As/Ino.21 Gao,7gAs pseudo- 
morphic HEMT’s. Device metallization is visible due to the stress 
imposed on the underlying substrate and is detected as a strain 
field by SXRT. Experimental results are in good agreement with 
simulation. The quality and detail of the initial control topographs 
disappear when the Si.lN4 dielectric layer is deposited. This is 
believed due to the passivating layer introducing such strain into 
the crystal that it overwhelms the metallization strain, in addition 
to producing a significant amount of stress-induced defect and 
dislocation generation. 
I. INTRODUCTION 
HE impact of device processing and the need for powerful T and sophisticated process characterization techniques is 
becoming ever more critical with the increasing complexities 
of electronic device structures. Furthermore, modem epitax- 
ial methods have provided ready access to nano-engineered 
substrate materials which demand increasingly effective wafer 
qualification techniques. These demands are particularly acute 
in the area of 111-V compound semiconductor devices, where 
the improved electrical properties of e.g., GaAs-based devices, 
are employed for microwave components working at GHz 
frequencies. 
An example of such a need is considered here, namely the 
characterization of the fabrication of power pseudomorphic- 
HEMT’s (p-HEMT’s) on epitaxial structures grown by low 
pressure Metal-Organic Vapor Phase Epitaxy (MOVPE) tech- 
nology incorporating a Si planar doped (&doped) AI0 zsGao 78 
As supply layer [l]. 
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Conventional analysis techniques, such as Scanning Elec- 
tron Microscopy (SEM), Transmission Electron Microscopy 
(TEM), Auger Electron Spectroscopy (AES), or Rutherford 
Backscattering (RBS), all provide useful information, but are 
either intrusive and destructive, or are limited in the extent to 
which they can map through process layers and 3-D through 
the full depth of the semiconductor wafer, and thus, in the 
information provided. 
Synchrotron X-Ray Topography (SXRT) is a technique 
which overcomes many of these drawbacks in that it is a 
noncontact, nondestructive characterization tool capable of 
tracking an individual wafer through all processing steps from 
virgin wafer to completed circuits, providing a comprehensive 
3-D record of the induced stresses and defect generation 
attributable to each fabrication level on individual devices and 
full circuits. 
This work charts the unique application of SXRT in order 
to elucidate the impact of critical process steps on the devel- 
opment of internal mechanical stresses and defect generation 
in the aforementioned p-HEMT structures. Specific attention 
is paid to: 
1 ) source/gate/drain metallization and consequent stress 
generation in the underlying substrate; 
2) and the impact on the substrate of  the deposition of 
“passivating” dielectric overlayers. 
These steps are of crucial importance, especially in III- 
V semiconductor devices. The mechanical stresses imposed 
on the substrate by such metal or dielectric overlayers lead 
to large regions of uncontrollable piezoelectric charge in the 
active regions of a device [2]-[5] and have a serious impact on 
the electrical performance of these devices, e.g., stress-induced 
threshold voltage shifts of the order of 500 mV in some 
situations [6]. Furthermore, in the event of these overlayers 
being responsible for defect generation within the substrate, it 
is well known that the proximity of these crystalline defects 
or dislocations is correlated with changes in the electrical 
characteristics of 111-V device structures [2], [4], [7]. 
11. DEVICE STRUCTURE 
The test samples were grown on GaAs substrates oriented 
2’ off (100) toward [ 1 lo] in a horizontal LP-MOVPE reactor. 
Further details are reported elsewhere [l]. The reactant gases 
used were AsH3, TMGa, TMAl and SiH4 (1% in H2). The 
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Fig. 1. 
drawn to scale.) 
Vertical structure of the p-HEMT devices used in this study. (Not 
growth conditions for all the device materials were a tempera- 
ture of 650”C, a V/III ratio of 175 and a pressure of 20 mBar. 
An AsH3 partial pressure of 2.2 x lo-’ mBar was maintained 
during growth interruption. The p-HEMT vertical structure is 
shown in Fig. 1 .  The vertical structure design and optimization 
was carried out on a 1-D simulator solving autoconsistently the 
Poisson and Schroedinger equations. 
Mesa etching was used to isolate the active areas of the 
transistors, and the Ohmic contacts of the source and drain 
electrodes were realized by electron beam evaporation and 
lift-off of a Au-Ge-Ni alloy followed by a rapid thermal 
anneal process. The gate recess was obtained by wet selective 
etching and the gate metals (Ti/Pt/Au) were deposited by 
electron beam evaporation and lifted off using a triple resist 
level technique. Devices with source/gate/drain metallization 
will be referred to as HEMT-1. A further set of devices 
(referred to as HEMT-2) underwent deposition of a 1800 A 
thick layer of Si3N4 passivation. This layer was deposited by 
plasma-enhanced chemical vapor deposition at 250°C. These 
passivated devices were also examined by SXRT and the 
results of a comparison to the HEMT-1 devices follows in 
Section IV. The gate and drain electrodes are arranged in a 
standard interdigitated configuration as shown in Fig. 2. 
111. SYNCHROTRON X-RAY TOPOGRAPHY (SXRT) 
X-Ray Topography (XRT) is a nondestructive technique 
which can provide a map of the defect distribution in crystals 
[SI-[ 111. This technique is based on the difference in reflecting 
power between perfect and distorted parts of a crystal. It is 
sensitive to strain fields extending over more than several 
micrometers and therefore XRT is mainly used for the study 
of dislocations, planar defects, stacking faults, domain walls in 
ferroelectric and magnetic materials, growth defects or large 
precipitates. 
Localized imperfections may act as independent scattering 
centres e.g., small angle scattering by small precipitates or 
thermal diffuse scattering, but it is the strains they induce 
which modify the diffraction of X-rays by the good crystal. 
The image of a dislocation line, for instance, on an X- 
ray topograph is not an enlargement of the “core” of the 
dislocation. By core is meant that inner region surrounding 
the defect where continuous elasticity is no longer valid and 
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which has a diameter of a few Angstroms [12]. Rather, the 
strains due to the dislocation perturb the crystal for several 
microns from the defect from the X-ray aspect, and it is these 
regions far from the core, which give rise to the defect image, 
through a deviation from the ideal Bragg reflection observed 
in the more perfect crystalline regions. 
Geometrical resolution is governed by the incident beam 
local divergence on the sample and usually lies in the micron 
range. In fact, wavelength and angular spread of the incident 
beam, together with its lateral extension, are crucial parame- 
ters in X-ray topography. Synchrotron radiation X-ray beams 
provide low divergence beams, which, given their very high 
intensity, provide for excellent X-ray topographs. 
Two main experimental set-ups were used as described 
below. 
White Beam Topography (Large-Area Topography) 
This is one of the most commonly used techniques, 
described in [8], 191, and provides for an improvement 
over Lang topography [ lo]  in that the traversal stage can 
be eliminated. When a single crystal is immersed in a 
white X-ray beam a number of lattice planes (hkl) select 
out of the continuous spectrum the proper wavelengths 
to be reflected according to Bragg’s Law 
where dhkl  is the interplanar spacing of ( h k l )  lattice 
planes, BB is the Bragg angle, and n is an integer. 
A beam diffracted in a certain direction 2BB with 
respect to the incident beam has a spectrum of wave- 
lengths A; A l a ,  A/3, etc. corresponding to diffraction 
lattice planes ( h k l ) ,  (2h 2k 21), (3h 3k 31) etc. The fun- 
damental reflection hkl or its harmonics may, however, 
be structure factor forbidden. This is the well-known 
Laue method. However, due to the low divergence of the 
synchrotron radiation beam, each spot of this particular 
Laue pattern is itself a high-resolution topograph [9]. 
Section Topography 
An arrangement similar to that for Large-Area To- 
pography is used, only in this case the incoming beam is 
collimated into a narrow ribbon by a slit typically 10-15 
pm in width. A set of Laue case section topograph im- 
ages of sample cross sections are produced as previously 
described and, provided that the Bragg angle is not too 
small, the image gives detailed information about energy 
flow within the crystal and direct depth information on 
defects present in a particular crystal slice [ 131. 
The measurements were performed at HASYLAB-DESY, 
Hamburg, Germany (Hamburger Synchrotronstrahlungslabor 
am Deutschen Elektronen-Synchrotron), utilising the 
continuous spectrum of synchrotron radiation from the 
DORIS storage ring bending magnet. The ring operated 
at a positron energy of 4.45 GeV and at typical currents 
of 50-100 mA. The aforementioned Laue pattern of 
topographs was recorded either on a Kodak type R or on 
a Kodak High-Resolution Professional X-ray film having 
an emulsion grain size of about 0.05 pm. Both the section 
and large-area modes were used in producing topographs. In 
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gate fingers. A central source finger, which is air bridge connected, is not shown on the diagram. 
Schematic electrode configuration for and s of p-HEMT devices. Not drawn to scale. The individual devices can be fabricated with up to four 
section topography, the beam was limited by a horizontal 
slit having a width of 15 pm. The surface of the wafer 
made an angle of 63.5” with the beam. In large-area 
topography, the beam was limited by a rectangular slit of 
3 mm x 7 mm and the wafer surface was set perpendicular 
to the beam. As noted, both methods used transmission 
geometry, i.e., the diffracted beam passed through the wafer. 
Previous experimental studies relied on either mechani- 
cal stressing of devices [6] which could only approximate 
the actual stresses due to device process overlayers, or on 
interferometric techniques (e.g., Fourier transform infra-red 
spectroscopy) which enabled a characterization of dielec- 
tric film chemistry and stress 1141, or on scanning Auger 
microscopy techniques [ 141 which are destructive. The exper- 
iments performed in [I41 measured wafer bow as a means 
of deducing the stress state of blanket layers of deposited 
dielectric overlayers. However, none of the above experiments 
could observe regions where the imposed dielectric film (or 
metallization) stresses become locally concentrated (e.g., at 
a dielectridmetal discontinuity) and they could not observe 
the generation of strain fields or dislocations throughout the 
entire depth of the wafer. The ability of SXRT to do so 
nondestructively is almost unique. This is true even in the 
presence of significant wafer bow, due to the fact that all parts 
of the crystal (distorted or not) will still give homogenous 
images, each area extracting the proper wavelength from the 
incident white beam [8]. 
It is sometimes important to know the harmonic content of 
the outgoing diffracted beam rather than that of the incoming 
beam hitting the sample. For example, in the case of a 11 1 
section topograph the fundamental wavelength is 0.0993 nm 
and that of the 333 harmonic is 0.0331 nm. The relative 
brightness values are roughly 2 and 1, respectively. In order 
to find out the relative intensities of the diffracted beam 
one has to find the mass absorption coefficients of GaAs at 
those wavelengths, to take into account the structure factor 
and finally to estimate the spectral sensitivity of the film. 
However, if one considers orientational contrast only, which is 
the dominant factor in this study, the effect of the harmonics on 
image contrast should be negligible. The width of a dislocation 
image depends, according to the kinematical theory of X-ray 
diffraction, on the wavelength [9], [12]. The harmonics widen 
the image lines and one may observe blurred images. This 
is not of great significance in the situation described here, 
since dislocations in GaAs will not be individually resolved, 
as discussed further in Section IV. 
Iv. RESULTS AND DISCUSSION 
Fig. 3(a) is a large-area topograph of a 735 reflection of 
an array (10 x 9) of devices which have undergone process- 
ing up to and including the source/gate/drain metallization 
(HEMT-I). The definition of this metallization is very clear, 
with an exceptional contrast visible at the edges of these 
overlayers. These regions become visible because they induce 
strain in the underlying semiconductor crystal lattice structure, 
thus inducing localized lattice curvature. There is a local 
deviation from Bragg’s Law in these regions and hence a 
contrast with respect to more perfect crystal is observed on 
the film. Note also that the definition of these regions is not 
entirely homogenous across the devices, a clear indicator of 
nonuniform metallization stresses even for individual devices. 
Relatively few crystal defects/dislocations are observed which 
implies that the substrate is of reasonably high quality and, 
most importantly, that neither the LP-MOVPE growth or 
the metallization processing is responsible for large-scale 
defect/dislocation generation. 
Fig. 3(b) is a large-area topograph of a 735 reflection 
of a similar array (10 x 9 also) of devices which have 
been metallized, but also upon which the Si3N4 “passivating” 
layer has been deposited (HEMT-2). The quality and detail 
observed in Fig. 3(a) for HEMT-1 has disappeared. The 
dielectric layer has now introduced so much strain into the 
crystal that it completely overwhelms the metallization strain, 
and the individual FET’s are barely made out. This is clear 
visual evidence that the dielectric layer is the major factor 
in the production of unwanted stresses and strains throughout 
the depth of the underlying processed wafer substrate. Such 
information was previously only attainable through intrusive 
and destructive experimentation [6], [ 141. The magnitude of 
the biaxial stress introduced by such a dielectric overlayer is 
typically of the order of 1 Os Nm-’, generally at least an order 
of magnitude greater than that due to the metallization process. 
Furthermore, there is also clear evidence of defect genera- 
tion, indicating that the deposition of highly stressed SkN4 
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(bi Fig. 4. (al A 771 section touoerauh of an array of HEMT-1 devices- 1 - 1  
metallization only. The top surface of the crystal is uppermost in the 
topograph. (b) A section topograph of an array of HEMT-2 devices- 
dielectric overlaver is also denosited in this case: orientation as oer (ai. 
Fig. 3 .  (a) Large-area Tg5 toPograP_h-for the HEMT-l device ar- 
ray-metallization only. (b) Large-area 1 3 5 toPograph for the HEMT-2 
device array-dielectric overlayer is also deposited in this case. 
layers can lead to widespread and detrimental defect gen- 
eration in the underlying crystal. This can be observed in 
particular as “black streaky regions” especially on the left hand 
side of the topograph (marked with arrow A in the figure). In 
order to image slices through the devices, section topographs 
through the substrate (ST) were produced for the above two 
structures along a line marked “A-A’ in Fig. 2. Fig. 4(a) is a 
1 1 1 section topograph (ST) of the device structure HEMT-1. 
An array of 3 HEMT’s is clearly seen. The strains imposed on 
the crystal due to the source/gate/drain metallization appear as 
black regions of contrast (indicating increased X-ray intensity) 
at the top of the topograph. The strain field is at its most 
intense in the gate/drain interdigitated region and is seen as a 
small “black bump” at the centre of the image of each HEMT 
(marked with arrow B in this figure). The gate/drain fingers 
appear lifted out of the rest of the topograph and are easily 
resolved, showing the enhanced stress concentration at the 
edges of the metal fingers in this region. These topographs map 
diffraction in the crystal material. The enhanced stress in the 
gateldrain fingers induce such intense local lattice curvature 
in the crystalline material directly beneath them, that their 
corresponding Bragg angle is shifted with respect to the rest 
of the wafer; the images of these regions are therefore also 
slightly shifted on the topographs, as seen in Fig. 4(a). The 
metallization induced strains penetrate up to one-half of the 
~ _ _  
wafer thickness and this profile is qualitatively in agreement 
with previous simulations [3], [5]  and the following model. 
The substrates were qualified as having etch pit densities of 
5 1 x lo4 cm-’. It can be seen from Figs. 3(a) and 4(a) that one 
cannot distinguish individual dislocations, but rather, one can 
observe the strain fields due to macroscopic distributions of de- 
fects/dislocations under the device metallization. As discussed 
in [ 131, the detectability limit for individual dislocations is of 
the order of lo4 cm123 which is confirmed by the observations 
in this study. It is also clear from Figs. 3(b) and 4(b) that the 
number of dislocations (though not individually resolvable) 
increases by at least on order of magnitude beyond this figure, 
upon deposition of the dielectric overlayer. 
Using the model described in [5], a simplified metal strip 
test structure, assuming a biaxial metallization stress for all 
contacts of lo7 Nm-’, was simulated by means of a finite 
element method stress analysis. The results are shown in Fig. 
6 and are seen to be in good qualitative agreement with the 
observed profiles. The device coordinate system is chosen such 
that the z axis is in the [ O i  11 direction, the y axis in the 
[OTT] direction and the z axis in the [loo] direction. The 
diffraction planes are defined by the normal vector [iii]. If 
the X-ray beam is approximated by a narrow beam advancing 
from the X-ray source toward the GaAs wafer in the direction 
of the vector b (see Fig. 5 )  then the beam is in the y-x plane. 
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Fig. 5. 
for section topography. 
Definition of the geometry used for the simulation of contrast features 
Furthermore if the beam is reflected from the (Til) planes, 
the reflected beam (b,  in Fig. 5) is in the y-z plane too, for 
the case of an undistorted crystal. The X-ray beam arrives at 
an angle of a,,, = 26.5" toward the x axis and is reflected at 
an angle of a,,t = 44.02' still in the y-x plane in the case of 
undistorted crystal. The resulting Bragg angle is OB = 8.76". 
If the metal strips are assumed to be deposited on the (100) 
GaAs surface lengthways along the y axis, and if the source-to- 
drain direction is along the z axis, the stress-strain field exerted 
by the metal on the substrate varies only in the 2-2  plane. 
The crystal displacements U and w in the 2 and z directions, 
respectively, are obtained by the 2-D finite element method [5] .  
The stress exerted on the GaAs is modeled by assuming that 
the forces at the metal edges parallel to the z axis point toward 
the metal strip [ 151, causing the GaAs regions below the metal 
to be under compression. The magnitude of the forces per unit 
length is IS1 = Tr,u, where T, = 0.25 pm is the metal 
thickness and oTrL is an average metal stress approximated by 
a stress value an order of magnitude lower than the stress 
generally found in dielectric films deposited on GaAs, i.e., 
olrL = lo7  N/m-' [2]-[6]. 
Neglecting dynamical scattering effects and taking into 
account the fact that the incident beam has a continuous 
spectrum of wavelengths, an X-ray beam diffracted from a 
point in the strained region will travel through the remaining 
crystal at an angle slightly different from the Bragg angle OB 
by the amount AO. This difference is due to the change in 
spacing between the diffraction planes and in their tilt, due to 
the strain induced by the metal. 
Quite generally, the angle of the reflected beam can be 
modified by AOH so that the reflected beam is still in the 
y-z plane, or the beam can be reflected at an angle of A& 
with respect to the y-z plane. Thi5 results in an orientation 
contrast. If the diffraction planes are parallel to the z axis, as 
is the case here, the in-plane shift of the reflection angle is 
given by 2 A 8 H  with 
where the minus sign indicates that an increase of the dis- 
tance between diffraction planes, i.e., aw/dz > 0; results in a 
decrease of the reflection angle, y is the angle between the 
normal of the diffraction plane and the z axis (y = 125.26"), 
and 1 cosy1 indicates that AOH is invariant to the rotation 
of the diffraction planes through 180" (as a consequence of 
neglecting dynamical scattering effects). The out-of-plane shift 
of the reflection angle is given by 2AOv where 
= 5 1(5 du + %). 3w 
( 3 )  
The contour plots of AOH and AQv are shown in Fig. 6(a) 
and (b), respectively. The AOH shifts are approximately an 
order of magnitude lower than the A& shifts. Although 
the AOH and A8v shifts do not directly correspond to the 
topographic image, the regions with higher ABH and AOv will 
scatter the incoming beam more than the less strained regions 
of the crystal. Consequently, a change in sign in A&, in 
particular, will correspond to a reversal in orientation contrast 
in a section topograph. Good qualitative agreement is found 
with the section topographs and particularly for a region at 
least 150 p m  away from the device midpoint, where simulation 
agrees very well with contrast reversal as seen in Fig. 4(a). 
Fig. 4(a) and (b), in particular, shows topograph detail corre- 
sponding to multiple crystal defects and dislocations rendered 
visible by the surrounding strain fields. Such fields appear 
to interact with the stress fields set up by the metallization. 
This phenomenon, combined with the inhomogeneity of the 
stresses imposed by the overlayers, results in no two devices 
sharing an identical stress profile. This situation is exacerbated 
by deposition of the dielectric overlayer, as seen in Fig. 
4(b). Virtually all details of the metallization-induced stresses 
have now gone, and the topograph provides clear evidence 
that the so-called "passivation" layer is, in fact, a damaging 
layer in terms of its introduction of severe, overwhelming and 
unwanted stresses into the device. It is also now possible to 
observe many defects generated by the severe stressing of 
the underlying crystal. The largest concentration of defect 
distribution is seen for regions under the metal/dielectric 
interfaces, where the imposed stresses are severely enhanced. 
The introduction of severe stresses and defectldislocation 
generation has serious implications for III-V device electrical 
performance. Firstly, these materials are piezoelectric, and 
stresses in the device produce unwanted regions of piezoelec- 
tric charge in or near active device regions, with a consequent 
impact on device performance [2]-[6], [ 141. Secondly, stress 
fields can produce stress enhanced lateral diffusion of dopant 
species with significant deterioration in the ability to control 
device parameters, e.g., threshold voltage [ 161. Finally, the 
distribution of defects and dislocations in a wafer is known 
to correlate with variations in device operating characteristics 
VI, [171. 
This is confirmed by an analysis of electrical data for these 
devices before and after dielectric passivation. Table I outlines 
details of these parameters where IF = source-drain current 
with VS = 0 V,VD = 3 V, and V, = 0.5 V; IDSS = 
source-drain current with VS = 0 V. VD = 3 V and V ,  = 
0 V; G, = maximum extrinsic transconductance measured at 
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V, = 3 V; Vp = pinch-off voltage measured at 1% = 3 V 
with a source-drain current equal to 1% of IDss; and V E X D  = 
drain breakdown voltage obtained by imposing V, = Vp and 
measuring the drain voltage required to reach a drain-source 
current equal to 5% of IDSS.  
The data from Table I confirm that the passivating 
layer plays a major role in the deterioration of device 
performance. All of the mechanisms referred to in the 
previous paragraph will most likely contribute to these 
effects. The changes in device performance are quite 
TABLE I 
ROOM TEMPERATURE ELECTRICAL PARAMETERS FOR 
p-HEMT’s BEFORE AND AFTER DIELECTRIC PASSIVATION 
DEPOSITION 
DEPOSITION 
large, but this is consistent with the topographic evidence 
which confirms that the dielectric overlayer plays a 
significant role in the generation of large unwanted strain 
fields within the substrate, as well as being responsible 
for a large dislocation build-up throughout the wafer, 
especially near active device regions at the wafer surface. 
V. CONCLUSION 
Synchrotron X-Ray Topography has been used for the first 
time to examine the impact of critical device processing steps 
on pseudomorphic AlGaAsIInGaAs HEMT’s. This technique, 
which relies on crystalline diffraction properties, can be used 
to locate regions of high stress and/or defect or dislocation 
generation within the devices. What are believed to be the 
clearest images to date of the stresses imposed on a compound 
semiconductor wafer due to sourcelgateldrain metallization 
have been generated and subsequently simulated. It can be 
seen that the stress profile of no two devices is identical. 
This situation deteriorates upon the deposition of a Si3N4 
dielectric overlayer. Severe stresses are observed in the sub- 
strate and a large number of defects and dislocations are also 
produced. The fact that this “passivating” layer is seen to be 
a “damaging” layer has serious implications for 111-V device 
processing. 
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